Compatible Systems RISC 2800i Bedienungsanleitung Seite 42

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 60
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 41
MPC7448 RISC Microprocessor Hardware Specifications, Rev. 4
42 Freescale Semiconductor
System Design Information
9.4 Output Buffer DC Impedance
The MPC7448 processor bus drivers are characterized over process, voltage, and temperature. To measure
Z
0
, an external resistor is connected from the chip pad to OV
DD
or GND. The value of each resistor is
varied until the pad voltage is OV
DD
/2. Figure 20 shows the driver impedance measurement.
Figure 20. Driver Impedance Measurement
The output impedance is the average of two components—the resistances of the pull-up and pull-down
devices. When data is held low, SW2 is closed (SW1 is open), and R
N
is trimmed until the voltage at the
pad equals OV
DD
/2. R
N
then becomes the resistance of the pull-down devices. When data is held high,
SW1 is closed (SW2 is open), and R
P
is trimmed until the voltage at the pad equals OV
DD
/2. R
P
then
becomes the resistance of the pull-up devices. R
P
and R
N
are designed to be close to each other in value.
Then, Z
0
= (R
P
+ R
N
)/2.
Table 15 summarizes the signal impedance results. The impedance increases with junction temperature
and is relatively unaffected by bus voltage.
9.5 Pull-Up/Pull-Down Resistor Requirements
The MPC7448 requires high-resistive (weak: 4.7-KΩ) pull-up resistors on several control pins of the bus
interface to maintain the control signals in the negated state after they have been actively negated and
released by the MPC7448 or other bus masters. These pins are: TS, ARTRY, SHDO, and SHD1.
Some pins designated as being factory test pins must be pulled up to OV
DD
or down to GND to ensure
proper device operation. The pins that must be pulled up to OV
DD
are LSSD_MODE and TEST[0:3]; the
pins that must be pulled down to GND are L1_TSTCLK and TEST[4]. The CKSTP_IN signal should
Table 15. Impedance Characteristics
At recommended operating conditions. See Table 4
Impedance Processor Bus Unit
Z
0
Typical 33–42 Ω
Maximum 31–51 Ω
OV
DD
OGND
R
P
R
N
Pad
Data
SW1
SW2
Seitenansicht 41
1 2 ... 37 38 39 40 41 42 43 44 45 46 47 ... 59 60

Kommentare zu diesen Handbüchern

Keine Kommentare